

Intel (R) Pentium (R) III Processor / 840 Development Board Schematics

Contents

PAGE	DESCRIPTION	
1	Title Page	42 USB
2	Block Diagram	43 FWH
3	Boot Processor	44 LPC / Gameport
4	Application Processor	45 Floppy / KBD / Mouse
5	IIP	46 Serial Parallel Ports
6	VRM	47 Front Panel I/O
7	MCH 1	48 Port 80
8	MCH 2	49 Spare Logic
9	MCH 3	50 Audio Codec 97
10	MCH Support	51 Audio Net
11	Clock Distribution	52 Audio Line in/line out/Mic in
12	Clock Generation	
13	DRCG	
14	RIMM CHA Connectors	
15	RIMM CHB Connectors	
16	RIMM CHA Term + Decoupling	
17	RIMM CHB Term + Decoupling	
18	Power Management Map	
19	Power Distribution Map	
20	Power Connectors/Power Good	
21	Power Management Logic	
22	1.5v/1.8v Regulators	
23	VCC-CMOS / 2.5v/3.3v Regulators	
24	Temp / Voltage Monitoring	
25	WOL/FAN Headers	
26	AGP 4X	
27	PCI / Interrupt Diagram	
28	ICH	
29	ICH Support / Decoupling	
30	PCI Slot #1	
31	PCI Slot #2	
32	PCI Slot #3	
33	PCI Slot #4	
34	PCI Pullups	
35	P64H	
36	PCI64 Slot #1	
37	PCI64 Slot #2	
38	PCI64 Pullups and Decoupling	
39	Ethernet 82559ER	
40	Ethernet 82559ER Connector and Decoupling	
41	IDE	



REV B
2000

Revision History

Rev A - Initial release
Rev B - Change ITP to work with American Arrium
Change PSB ECC enable


GT_LREF_A = 2/3 * 1.5V = 1.125V
GT_LREF_B = 2/3 * 1.5V = 1.125V
HUBREF_ICH = 1/2 * 1.8V = 0.9V
HUBREF_MCH = 1/2 * 1.8V = 0.9V
HUBREF_P64H = 2/3 * 1.8V = 1.35V
CHA_R_VREF = 0.777 * 1.8V = 1.4V
CHB_R_VREF = 0.777 * 1.8V = 1.4V

TITLE:	Rev: A
PROJECT:	PROJECT:
DRAWN BY:	TL
LAST REVISED:	4-13-2000-11-18
1 OF 93	





100nH coils (L3.4.5.6) replaced on brd with 56ohm

ITP DIAGRAM
FOR UNIPROCESSOR OPERATION
TERMINATION CARD MUST ROUTE TDI & TDO




Bypass buffer with shorts across gates - no current 1.5 244



ITP / CMOS PULLUPS / DEBUG HEADERS

ROOM-DEBUG

TITLE:	Rev: A
PROJECT:	DRANN BY: TL
LAST REVISED:	5 OF 93
H-14-2000-B-20	




VID4 Must be grounded for production FC-PGA


Jumper position	1-2	2-3	No Jumper
VRM VID4qj	CPU VID4-qj	0	1


VRM HEADERS FOR PROCESSOR SOCKETS


ROOM = VRM


TITLE:	Revised
DRWN BY:	TL
PROJECT:	6 OF 93
LAST REVISED:	8-9-2000-14-41













NOTES :

- HCLK: 100 Processor & MCH PSB
- GCLK: 66MHz, AGP, AHA, P64H
- CTM/CFM: 300MHz, RDRAM-D, MCH RAC
- APICCLK: 16.67MHz, APIC BUS
- PCLK: 33MHz, PCI Bus & LPC Bus
- CLK48: 48MHz, USB & SIO
- CLK14: 14.318MHz, 8254 Timers
- RTC: 32.768MHz, ICH
- OSC: 14.318, ICH (ACPI Timer)
- AC97: 12.288MHz, AC97 Audio Codec
- ICH33: 33MHz, ICH (Free Running PCI)

CLOCK DISTRIBUTION

TITLE:	Rev: A
DRWN BY:	PROJECT:
LAST REVISED:	11 OF 93
2-4-2000-9.06	






RIMM CHB CONNECTORS

TITLE		Rev. A
DRAWN BY:	PROJECT:	
LAST REVISED:	2-4-2000.9.08	15 OF 93

ROOM-RIMM-CHB



ROOM-RIMM-CHA

RDRAM CHA TERMINATION AND DECOUPLING

RIMM DECOUPLING








TERMINATION DECOUPLING

(one 0.1uF cap per 2 RSL lines)



RAMBUS SUS1.8V GENERATION

RAMBUS VREF GENERATION

TITLE:	Rev: A
DRN BY:	PROJECT:
LAST REVISED:	16 OF 93
2-4-2000-9-08	





Back No Stuff Decouple



TERMINATION DECOUPLING


(one 0.1 μF cap per 2 RSL lines)




RIMM DECOUPLING

ROOM-RIMM-CHB


RDRAM CHB TERMINATION AND DECOUPLING

TITLE		REV. A
 intel [®]	ENGINEERED TO MEET ARCHITECTURE	PROJECT
	DRAWN BY: TL	LAST REVISED: 17 OF 53


WTX POWER SUPPLY




VOLTAGE REGULATORS



VRMs



SWITCHED VOLTAGE PLANES




Note: Only major devices are listed in this diagram

POWER MANAGEMENT MAP

TITLE:		Rev: A
DRAWN BY:		PROJECT:
LAST REVISED:		DF 93
2-4-2000-9-09		







AHA: Vdd = 1.8V, Vref = 0.5 Vdd
 RSL: Vtt=1.8V, Vref = 2/3 Vtt
 GTL: Vtt=1.5V, Vref = 2/3 Vtt
 AGP: Vdd= 1.5V or 3.3V, Vref= 0.5 Vagpdd (1.5V) or 0.4 Vagpdd (3.3V)





POWER DISTRIBUTION MAP

TITLE:	Rev: A
DRWN BY:	TL
PROJECT:	19 OF 93
LAST REVISED:	11-8-2000-18-50










1.5V / 1.8V REGULATORS


TITLE:		Rev: A
DRAWN BY:	PROJECT:	
LAST REVISED:	22 OF 93	
2-4-2000-9-14		






1.8V GENERATION FOR RAMBUS CHA TERM

ROOM-1.8V-GEN




FSB CMOS VOLTAGE GENERATION

ROOM-FSB-CMOSV-GEN




2.5V GENERATION

ROOM-2.5V-GEN



RAMBUS 2.5V DUAL GENERATION

ROOM-RAMBUS-25-GEN



1.8V GENERATION FOR RAMBUS CHB TERM


ROOM-1.8V-GEN

VCC_CMOS / 2.5V / 3.3V REGULATORS


TITLE:	Rev: A
PROJECT:	DRANK BY:
LAST REVISED:	TL
2-4-2000.9.15	2-4-2000.9.15
OF 93	OF 93




Exceeds Intel Architecture




WAKE ON LAN HEADER
ROOM - 82559




P1 FAN HEADER



P0 FAN HEADER



WTX IO HEADERS





WTX CHASSIS EXHAUST HEADERS


ROOM - PROCESSORS

WOL / FAN HEADERS

TITLE:	Rev: A
PROJECT:	PROJECT:
LAST REVISED:	2-4-2000-9-24
OF 93	OF 93



Interrupt Diagram




TITLE:		Rev: A
DRAWN BY:		PROJECT:
LAST REVISED:		DATE
2-4-2000-9:25		OF 93

PCI / INTERRUPT DIAGRAM



Exceeds Intel Architecture



ICH
A0
pinout
rev 0.4
08/21/98

Strip options


IN	JF1 (AC, SDATA, OUT)	JF1 (SPKR)
OUT	Force safe mode (1111) Use CPU req strap in ICH	No reboot on 2nd watchdog timeout Reboot on 2nd watchdog timeout

Rev: A	PROJECT: TL	DRANN BY: 3-9-2000-14.41
LAST REVISED: 28 OF 93	PROJECT: TL	DRANN BY: 3-9-2000-14.41




Intel Embedded Intel Architecture


ROOM-ICH



RTC BATTERY





Back No Stuff ICH




MCH HUBREF GENERATION

Please close to ICH



ICH DECOUPLING




Please Dividers on Back Close to ICH


ICH DECOUPLING AND SUPPORT CIRCUITY

ROOM = ICH

TITLE:	Rev: A
PROJECT:	DRANN BY: TL
LAST REVISED:	12-4-2000-3.26
29 OF 93	











PCI CONN SLOT 3

ROOM = PCI

TITLE		Rev. A
 Embedded Intel Architecture		DRAWN BY: TL
		LAST REVISED: 2-4-2000-9.27
		PROJECT: 32 OF 33



TITLE:		Rev. A	
 Embedded Intel Architecture	DRAWN BY:	PROJECT:	
	TL		
	LAST REVISED:	34 OF 53	
		2-4-2000-9-27	





TITLE:		Rev: A
DRAWN BY:		PROJECT:
LAST REVISED:		35 OF 93
2-4-2000-9-28		

ROOM - P64H



P64H

CAD NOTES:
1. 20 MIL SPACE
2. 20 MIL SPACE
3. 20 MIL SPACE
4. 20 MIL SPACE
5. 20 MIL SPACE
6. 20 MIL SPACE
7. 20 MIL SPACE
8. 20 MIL SPACE
9. 20 MIL SPACE
10. 20 MIL SPACE
11. 20 MIL SPACE
12. 20 MIL SPACE
13. 20 MIL SPACE
14. 20 MIL SPACE
15. 20 MIL SPACE
16. 20 MIL SPACE
17. 20 MIL SPACE
18. 20 MIL SPACE
19. 20 MIL SPACE
20. 20 MIL SPACE
21. 20 MIL SPACE
22. 20 MIL SPACE
23. 20 MIL SPACE
24. 20 MIL SPACE
25. 20 MIL SPACE
26. 20 MIL SPACE
27. 20 MIL SPACE
28. 20 MIL SPACE
29. 20 MIL SPACE
30. 20 MIL SPACE
31. 20 MIL SPACE
32. 20 MIL SPACE
33. 20 MIL SPACE
34. 20 MIL SPACE
35. 20 MIL SPACE
36. 20 MIL SPACE
37. 20 MIL SPACE
38. 20 MIL SPACE
39. 20 MIL SPACE
40. 20 MIL SPACE
41. 20 MIL SPACE
42. 20 MIL SPACE
43. 20 MIL SPACE
44. 20 MIL SPACE
45. 20 MIL SPACE
46. 20 MIL SPACE
47. 20 MIL SPACE
48. 20 MIL SPACE
49. 20 MIL SPACE
50. 20 MIL SPACE
51. 20 MIL SPACE
52. 20 MIL SPACE
53. 20 MIL SPACE
54. 20 MIL SPACE
55. 20 MIL SPACE
56. 20 MIL SPACE
57. 20 MIL SPACE
58. 20 MIL SPACE
59. 20 MIL SPACE
60. 20 MIL SPACE
61. 20 MIL SPACE
62. 20 MIL SPACE
63. 20 MIL SPACE
64. 20 MIL SPACE
65. 20 MIL SPACE
66. 20 MIL SPACE
67. 20 MIL SPACE
68. 20 MIL SPACE
69. 20 MIL SPACE
70. 20 MIL SPACE
71. 20 MIL SPACE
72. 20 MIL SPACE
73. 20 MIL SPACE
74. 20 MIL SPACE
75. 20 MIL SPACE
76. 20 MIL SPACE
77. 20 MIL SPACE
78. 20 MIL SPACE
79. 20 MIL SPACE
80. 20 MIL SPACE
81. 20 MIL SPACE
82. 20 MIL SPACE
83. 20 MIL SPACE
84. 20 MIL SPACE
85. 20 MIL SPACE
86. 20 MIL SPACE
87. 20 MIL SPACE
88. 20 MIL SPACE
89. 20 MIL SPACE
90. 20 MIL SPACE
91. 20 MIL SPACE
92. 20 MIL SPACE
93. 20 MIL SPACE
94. 20 MIL SPACE
95. 20 MIL SPACE
96. 20 MIL SPACE
97. 20 MIL SPACE
98. 20 MIL SPACE
99. 20 MIL SPACE
100. 20 MIL SPACE





Keep termination resistors
as close to the U2559 as possible





ETHERNET CONNECTOR / DECOUPLING


ROOM = 82559


TITLE: Ethernet Intel Architecture		Rev: A
DRAWN BY: TL	PROJECT:	
LAST REVISED: 2-4-2000-9.29	40 DF 93	





IDE CONNECTORS


TITLE		Rev. A	
 Embedded Intel Architecture	DRAWN BY:		PROJECT:
	TIL		
	LAST REVISED:		41 OF 83
		2-4-2000-9.30	



USB CONNECTORS

ROOM=USB-CONN



TITLE		Rev	A
PROJECT		DRAWN BY	TL
LAST REVISED		DATE	2-4-2000-9-30
42 OF 93		PROJECT	int® Embedded Intel Architecture





F W H

ROOM = FWH



TITLE:	Rev: A
	PROJECT:
	DRAWN BY: TL
	LAST REVISED: 2-4-2000-9.30
int ^{el} Embedded Intel Architecture	
43 OF 93	





FLOPPY / KBD / MOUSE CONN

TITLE:	Rev: A
PROJECT:	PROJECT:
LAST REVISED:	2-4-2000-9-31
45 OF 93	




Place RC networks close to the connector

SERIAL / PARALLEL CONN


ROOM-BACK-PANEL


TITLE:		Rev: A
PROJECT:		DRANN BY: TL
LAST REVISED:		2-4-2000-9.31
46 DF 93		






SPARE LOGIC

TITLE:	Rev: A	
	DRAWN BY:	PROJECT:
	TL	
int ^{el} Embedded Intel Architecture	LAST REVISED:	
	2-4-2000-9.33	
49 OF 93		









PCB MOUNTING HOLES

TITLE:		Rev: A
PROJECT:		PROJECT:
DRAWN BY:		TL
LAST REVISED:		2-4-2000-9.34
93 OF 93		